您的位置: 专家智库 > 资助详情>中国博士后科学基金(2012T50771)

中国博士后科学基金(2012T50771)

作品数:3 被引量:7H指数:2
相关作者:蔡金勇李肇基尹超周坤范叶更多>>
相关机构:电子科技大学更多>>
发文基金:中国博士后科学基金国家自然科学基金教育部“新世纪优秀人才支持计划”更多>>
相关领域:电子电信理学更多>>

文献类型

  • 3篇中文期刊文章

领域

  • 2篇电子电信
  • 1篇理学

主题

  • 3篇SOI_LD...
  • 1篇导通
  • 1篇导通电阻
  • 1篇电导
  • 1篇电阻
  • 1篇介质
  • 1篇绝缘体上硅
  • 1篇比导通电阻
  • 1篇PATH
  • 1篇RESURF
  • 1篇SOI
  • 1篇DIELEC...
  • 1篇LDMOS
  • 1篇LOW
  • 1篇SILICO...
  • 1篇ON-RES...
  • 1篇JUNCTI...
  • 1篇NOVEL
  • 1篇L-SHAP...

机构

  • 1篇电子科技大学

作者

  • 1篇王骁玮
  • 1篇罗尹春
  • 1篇张波
  • 1篇范远航
  • 1篇罗小蓉
  • 1篇范叶
  • 1篇周坤
  • 1篇尹超
  • 1篇李肇基
  • 1篇蔡金勇

传媒

  • 1篇Journa...
  • 1篇物理学报
  • 1篇Chines...

年份

  • 2篇2014
  • 1篇2013
3 条 记 录,以下是 1-3
排序方式:
高k介质电导增强SOI LDMOS机理与优化设计被引量:3
2013年
本文提出一种高k介质电导增强SOI LDMOS新结构(HK CE SOI LDMOS),并研究其机理.HK CE SOI LDMOS的特征是在漂移区两侧引入高k介质,反向阻断时,高k介质对漂移区进行自适应辅助耗尽,实现漂移区三维RESURF效应并调制电场,因而提高器件耐压和漂移区浓度并降低导通电阻.借助三维仿真研究耐压、比导通电阻与器件结构参数之间的关系.结果表明,HK CE SOI LDMOS与常规超结SOI LDMOS相比,耐压提高16%—18%,同时比导通电阻降低13%—20%,且缓解了由衬底辅助耗尽效应带来的电荷非平衡问题.
王骁玮罗小蓉尹超范远航周坤范叶蔡金勇罗尹春张波李肇基
关键词:绝缘体上硅比导通电阻
A low specific on-resistance SOI LDMOS with a novel junction field plate被引量:3
2014年
A low specific on-resistance SO1 LDMOS with a novel junction field plate (JFP) is proposed and investigated theo- retically. The most significant feature of the JFP LDMOS is a PP-N junction field plate instead of a metal field plate. The unique structure not only yields charge compensation between the JFP and the drift region, but also modulates the surface electric field. In addition, a trench gate extends to the buffed oxide layer (BOX) and thus widens the vertical conduction area. As a result, the breakdown voltage (BV) is improved and the specific on-resistance (Ron,sp) is decreased significantly. It is demonstrated that the BV of 306 V and the Ron,sp of 7.43 mΩ.cm2 are obtained for the JFP LDMOS. Compared with those of the conventional LDMOS with the same dimensional parameters, the BV is improved by 34.8%, and the Ron,sp is decreased by 56.6% simultaneously. The proposed JFP LDMOS exhibits significant superiority in terms of the trade-off between BV and Ron,sp. The novel JFP technique offers an alternative technique to achieve high blocking voltage and large current capacity for power devices.
罗尹春罗小蓉胡刚毅范远航李鹏程魏杰谭桥张波
关键词:LDMOSRESURF
An L-shaped low on-resistance current path SOI LDMOS with dielectric field enhancement被引量:1
2014年
A low specific on-resistance(R on;sp/ SOI NBL TLDMOS(silicon-on-insulator trench LDMOS with an N buried layer) is proposed. It has three features: a thin N buried layer(NBL) on the interface of the SOI layer/buried oxide(BOX) layer, an oxide trench in the drift region, and a trench gate extended to the BOX layer.First, on the on-state, the electron accumulation layer forms beside the extended trench gate; the accumulation layer and the highly doping NBL constitute an L-shaped low-resistance conduction path, which sharply decreases the R on;sp. Second, in the y-direction, the BOX's electric field(E-field) strength is increased to 154 V/ m from48 V/ m of the SOI Trench Gate LDMOS(SOI TG LDMOS) owing to the high doping NBL. Third, the oxide trench increases the lateral E-field strength due to the lower permittivity of oxide than that of Si and strengthens the multiple-directional depletion effect. Fourth, the oxide trench folds the drift region along the y-direction and thus reduces the cell pitch. Therefore, the SOI NBL TLDMOS structure not only increases the breakdown voltage(BV), but also reduces the cell pitch and R on;sp. Compared with the TG LDMOS, the NBL TLDMOS improves the BV by 105% at the same cell pitch of 6 m, and decreases the R on;sp by 80% at the same BV.
范叶罗小蓉周坤范远航蒋永恒王琦王沛罗尹春张波
共1页<1>
聚类工具0